IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
FPGA implementation of EASI algorithm
Song-Ju KimKen UmenoRyo Takahashi
Author information
Keywords: BSS, ICA, EASI, FPGA, CDMA, chaos
JOURNAL FREE ACCESS

2007 Volume 4 Issue 22 Pages 707-711

Details
Abstract

Using chaotic signals, we evaluate the performance of the EASI(Equivariant Adaptive Separation via Independence) algorithm, which is a basic algorithm among various on-line ICA (Independent Component Analysis) algorithms. We found that the EASI algorithm in fixed-point (16-bit) arithmetic can recover the chaotic signals successfully as well as the algorithm in floating-point arithmetic. We can implement the algorithm in fixed-point arithmetic to Virtex-IV SX25 FPGA (Field Programmable Gate Arrays) up to the 4x4 design.

Content from these authors
© 2007 by The Institute of Electronics, Information and Communication Engineers
Previous article
feedback
Top