IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
Cost-effective variable node using thermalcode addition for LDPC decoders
Po-Hui YangJia-Ping Liu
Author information
JOURNAL FREE ACCESS

2011 Volume 8 Issue 23 Pages 1948-1953

Details
Abstract

The current paper presents thermalcode addition technology as applied to an LDPC decoder to replace a variable node unit in the traditional adder. The proposed irregular quantization of thermalcode addition can generate information with regularity, which makes addition to the variable node executable by combinational logic circuit. With the original BER performance, code rate 1/2, and matrix (1296,648) in 802.11n standard, the simulation and logic synthesis results reveal that the presented LDPC decoder can save up to 21% of the hardware area.

Content from these authors
© 2011 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top