IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
SUCA: a scalable unicore architecture with novel instruction encoding and distributed execution control
Hu ChenShuming ChenYaohua WangKai Zhang
Author information
JOURNAL FREE ACCESS

2011 Volume 8 Issue 23 Pages 2010-2016

Details
Abstract

The scalability achieved by partitioning of resources among clusters is still limited by traditional instruction encoding and centralized instruction execution control. This paper introduces a scalable unicore clustered architecture (SUCA). The instruction encoding encodes common information of sequences of instructions separately, thus reducing the amount of information in instruction words. The pipeline allows functional units to manage their own execution, thus releasing instruction issuing from instruction scheduling. SUCA can scale to 32 clusters with 1024 registers. Meanwhile, for the 4-cluster configuration, SUCA achieves an average of 13.3% speedup and a 4.6% improvement in frequency with reasonable hardware overhead, as compared with a traditional clustered processor.

Content from these authors
© 2011 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top