An effective rasterization architecture for mobile vector graphics processors

Jinhong Park; Jinwoo Kim; Woo-Chan Park; Youngsik Kim; Chelho Jeong; Tack-Don Han

doi:10.1587/elex.8.835

LETTER

An effective rasterization architecture for mobile vector graphics processors

Jinhong Park, Jinwoo Kim, Woo-Chan Park, Youngsik Kim, Chelho Jeong, Tack-Don Han

Author information

Keywords: openVG, vector graphics, rasterization, hardware accelerator

JOURNAL FREE ACCESS

2011 Volume 8 Issue 11 Pages 835-841

DOI https://doi.org/10.1587/elex.8.835

Details

Abstract

This paper proposed a novel index board rasterization architecture which reduces mathematical calculations and memory traffic for vector graphics. The proposed architecture uses the cell based method which has advantages in computational complexity, and generates the active span by referring to only valid cells and placing them in scanline order with two internal SRAMs. The proposed architecture reduces the amount of calculation by an average of 59.4% and also the external memory traffic by an average of 30.0% compared to the traditional architecture.

Corresponding author

Register with J-STAGE for free!